vtr 8.0.0-4
Package Actions
- Source Files / View Changes
- Bug Reports / Add New Bug
- Search Wiki / Manual Pages
- Security Issues
- Flagged out-of-date on 2025-01-17
- Download From Mirror
| Architecture: | x86_64 |
|---|---|
| Repository: | Extra |
| Description: | Verilog to Routing -- Open Source CAD Flow for FPGA Research |
| Upstream URL: | https://verilogtorouting.org |
| License(s): | MIT |
| Maintainers: |
Filipe Laíns |
| Package Size: | 6.2 MB |
| Installed Size: | 19.5 MB |
| Last Packager: | Antonio Rojas |
| Build Date: | 2021-11-26 17:38 UTC |
| Signed By: | Antonio Rojas |
| Signature Date: | 2021-11-26 17:40 UTC |
| Last Updated: | 2023-05-19 17:23 UTC |